

What is claimed is:

1 1. An apparatus comprising:
2 a destination storage location corresponding to a first architectural register;
3 a functional unit to convert, responsive to a control signal, a first packed first
4 format value in a first format selected from a first plurality of packed first
5 format values in the first format to a first plurality of second format values,
6 said first packed first format value having a plurality of sub elements each
7 having a first number of bits, each of the first plurality of second format
8 values being a number represented in a second format and having a second
9 number of bits which is greater than the first number of bits, said functional
10 unit to store all of said first plurality of second format values into said first
11 architectural register.

1 2. The apparatus of claim 1 wherein the second number of bits is a power-of-two
2 multiple of the first number of bits.

1 3. The apparatus of claim 2 wherein a source specifier is to specify either a second
2 architectural register or a memory location as a source storage location and further
3 wherein a destination specifier is to specify the first architectural register as the
4 destination storage location.

1 4. The apparatus of claim 3 wherein said first format is an integer format and wherein
2 said second format is a floating point format.

- 1 5. The apparatus of claim 4 further comprising:
2 a decoder to receive a single convert instruction, said decoder to generate said
3 control signal in response to the single convert instruction.
- 1 6. The apparatus of claim 1 wherein said functional unit chooses one of said first
2 plurality of packed first format values to convert based on an immediate operand
3 value.
- 1 7. The apparatus of claim 5 wherein an opcode portion of said single convert instruction
2 specifies which of said first plurality of packed first format values to convert.
- 1 8. The apparatus of claim 5 wherein said control signal comprises a micro operation
2 generated by the decoder in response to the single convert instruction.
- 1 9. The apparatus of claim 5 further comprising a register renaming circuit, wherein said
2 source storage location and said destination storage location are physical registers that
3 each have a correspondence to an architectural register, said correspondence being
4 tracked by the register renaming circuit.
- 1 10. The apparatus of claim 9 wherein said single convert instruction comprises an
2 opcode and an operand specifier, wherein the operand specifier is in a MOD R/M
3 format.

1 11. The apparatus of claim 9 wherein said first plurality of packed first format values are
2 N bit integer values and wherein said first packed first format value is an N bit integer
3 value, wherein said plurality of sub elements is M sub elements and wherein each of
4 the M sub elements has N/M bits, and further wherein each of the first plurality of
5 second format values is an N-bit floating point result.

1 12. The apparatus of claim 1 further comprising a second destination storage location,
2 wherein said functional unit is further responsive to a second control signal to convert
3 a second plurality of second format values in the second format having the second
4 number of bits to a second first format value and to store the second first format value
5 in one of a plurality of packed first format value positions in said second destination
6 storage location, wherein said second first format value comprises saturated
7 representations of the second plurality of second format values in the first format.

1 13. The apparatus of claim 3 wherein said first architectural register and said second
2 architectural register are part of a first group of architectural registers, the first group
3 of architectural registers having a first size.

1 14. The apparatus of claim 12 wherein first architectural register and said second
2 destination storage location are registers in a group of xmm registers.

1 15. An apparatus comprising:
2 a decoder to receive a first instruction and to decode said first instruction into a

3 control signal;
4 a functional unit coupled to the decoder to receive the control signal, the
5 functional unit to responsively convert a first plurality of floating point values
6 in a first floating point format having a first number of bits into a first integer
7 value comprising a plurality of sub elements each having a second number of
8 bits less than the first number of bits and to store said first integer value in a
9 first position in a first register, the first register being capable of storing a
10 plurality of integer values in a plurality of individually accessible positions.

1 16. The apparatus of claim 15 wherein said first instruction comprises an opcode, a first
2 operand specifier, an immediate operand, and a second operand specifier, wherein the
3 first operand specifier specifies a source from which the functional unit is to retrieve
4 the first plurality of floating point numbers, the second operand specifier specifies the
5 first register from a plurality of registers, and wherein the immediate operand
6 specifies one of a plurality of locations in the first register in which the first integer
7 value is to be stored.

1 17. The apparatus of claim 16 wherein said decoder is to decode a second instruction and
2 to responsively generate a second signal, and wherein said functional unit, responsive
3 to said second signal, is to convert a second integer value to a second plurality of
4 floating point values in the first floating point format and to store said second
5 plurality of floating point values into a second register.

1 18. The apparatus of claim 17 wherein said first register and said second register are part
2 of a first group of architectural registers, and further wherein said plurality of sub
3 elements comprise saturated representations of said first plurality of floating point
4 values.

1 19. The apparatus of claim 18 wherein a second immediate operand is to specify one
2 location of a second plurality of locations within a register from which to retrieve the
3 second integer value.

1 20. A method comprising:
2 fetching a first instruction that specifies a location of a first format value in a first
3 format among a plurality of first format values of a packed data, the first
4 format value having a plurality of sub elements each sub element having a
5 first number of bits;
6 converting the first format value to a first plurality of second format values in a
7 second format, each of the first plurality of second format values having
8 second format and corresponding to one of the plurality of sub elements, the
9 second format having a multiple of the first number of bits;
10 storing the first plurality of second format values into a first register.

1 21. The method of claim 20 wherein said location is a second register, wherein said first
2 register and said second register are registers in a single group of architectural
3 registers.

1 22. The method of claim 21 further comprising:
2 fetching a second instruction that specifies a second location of a second plurality
3 of second format values in the second format;
4 converting the second plurality of second format values to a second first format
5 value;
6 storing the second first format value in a third register, wherein the third register
7 is also in the single group of architectural registers.

1 23. The method of claim 22 further comprising:
2 specifying which of the plurality of first format values to convert by an immediate
3 operand;
4 specifying one a plurality of destination packed data positions for the second first
5 format value with a second immediate operand.

1 24. The method of claim 22 wherein said first format is an integer format and wherein
2 said second format is a floating point format.

1 25. The method of claim 24 further comprising:
2 saturating each of the second plurality of second format values to generate a
3 plurality of clamped sub elements of the second first format value.

1 26. A system comprising:
2 a memory to store a first instruction and an image processing sequence that

3 operates on image data in a second format;
4 a processor coupled to the memory to process a first operand comprising a
5 plurality of packed integer data values according to the first instruction by
6 converting one of the plurality of packed integer data values into a first
7 plurality of values in a second format and to store said first plurality of values
8 in the second format into a register corresponding to an architectural register,
9 said first plurality of values in the second format being manipulated as part of
10 an image by said image processing sequence;
11 a graphics interface coupled to the processor to receive graphical data
12 representative of the image from said processor;
13 a display to display said image.

1 27. The system of claim 26 wherein said first plurality of values in said second format
2 have a larger total number of bits than said one of said plurality of packed integer data
3 values.

1 28. The system of claim 26 wherein said memory stores a second instruction to cause the
2 processor to convert a second plurality of values in the second format which are a
3 result of manipulation of said first plurality of values in the second format by said
4 image processing sequence into a second integer data value and to store the second
5 integer data value to a second register corresponding to a second architectural register,
6 and further wherein said second integer data value is written to the graphics interface
7 as a pixel value.

1 29. The system of claim 28 wherein said first instruction is a first convert instruction,
2 wherein each of the plurality of packed integer data values has a plurality of sub
3 elements each having a first number of bits and wherein each of the first plurality of
4 values corresponds to one of the plurality of sub elements and has a first floating
5 point format having a multiple of the first number of bits.

1 30. The system of claim 26 wherein said first instruction specifies a first one of the
2 plurality of packed integer data values, and wherein said plurality of packed integer
3 data values comprises N integer data values, wherein the memory stores N convert
4 instructions including the first instruction to convert the N integer data values into a
5 set of N pluralities of floating point values.

1 31. The system of claim 30 wherein said image processing sequence is to operate on said
2 set of N pluralities of floating point values to generate a second N pluralities of
3 floating point values as a portion of the image, and further wherein said memory
4 stores a second plurality of N convert instructions to convert each of second N
5 pluralities of floating point values back to integer data values in a packed format.

1 32. A machine readable medium carrying an instruction, which if executed by a machine,
2 causes the machine to perform the operations of:
3 converting an integer value, the integer value being among a plurality of integer
4 values of a packed data and having a first integer format having a plurality of
5 sub elements each having a first number of bits, to a plurality of floating point

6 values, each of the plurality of floating point values having a first floating
7 point format, the first floating point format having a multiple of the first
8 number of bits;
9 storing the plurality of floating point values into a first register.

1 33. The machine readable medium of claim 32, wherein said machine readable medium
2 further stores one or more additional instructions, which if executed by the machine,
3 cause the machine to perform:
4 converting a second plurality of floating point values in the first floating point
5 format to a second integer value in the first integer format;
6 storing the second integer value in a third register, wherein the third register is
7 also in the group of architectural registers and is capable of storing a plurality
8 of integer values in the first integer format.